

RESTART TABLE

Name	Code	Restart Address
RST 0	C7	0000 ₁₆
RST 1	CF	0008 ₁₆
RST 2	D7	0010 ₁₆
RST 3	DF	0018 ₁₆
RST 4	E7	0020 ₁₆
TRAP	Hardware* Function	0024 ₁₆
RST 5	EF	0028 ₁₆
RST 5.5	Hardware* Function	002C ₁₆
RST 6	F7	0030 ₁₆
RST 6.5	Hardware* Function	0034 ₁₆
RST 7	FF	0038 ₁₆
RST 7.5	Hardware* Function	003C ₁₆

*NOTE: The hardware functions refer to the on-chip interrupt feature of the 8085 only.

USE OF THE A REGISTER BY
RIM AND SIM INSTRUCTIONS (8085 ONLY)

A REGISTER AFTER EXECUTING RIM



INTERRUPT MASK
INTERRUPT ENABLE FLAG
INTERRUPT PENDING
SERIAL INPUT DATA

A REGISTER BEFORE EXECUTING SIM



RST 7.5 MASK
RST 6.5 MASK
RST 5.5 MASK
MASK SET ENABLE
RESET RST 7.5
UNDEFINED
S/D ENABLE
SERIAL OUTPUT DATA

00 NOP	20 INR L	56 MOV D,M
01 LXI B,byte	21 DCR L	57 MOV D,A
02 STAX B	22 DCR L	58 MOV E,B
03 INX B	23 MVI L,byte	59 MOV E,C
04 INR B	24 CMA	5A MOV E,D
05 DCR B	25 SIM*	5B MOV E,E
06 MVI B,byte	26 STA adr	5C MOV E,H
07 RLC	27 INX SP	5D MOV E,L
08 ---	28 INR M	5E MOV E,M
09 DAD B	29 DCR M	5F MOV E,A
0A LDAX B	2A MVI M,byte	60 MOV H,B
0B DCX B	2B LDA adr	61 MOV H,C
0C INR C	2C DCX SP	62 MOV H,D
0D DCR C	2D INR A	63 MOV H,E
0E MVI C,byte	2E DCR A	64 MOV H,H
0F RRC	2F MVI A,byte	65 MOV H,L
10 ---	30 GNC	66 MOV H,M
11 LXI D,byte	31 MOV B,B	67 MOV H,A
12 STAX D	32 MOV B,C	68 MOV L,B
13 INX D	33 MOV B,D	69 MOV L,C
14 INR D	34 MOV B,E	6A MOV L,D
15 DCR D	35 MOV B,H	6B MOV L,E
16 MVI D,byte	36 MOV B,L	6C MOV L,H
17 RAL	37 MOV B,M	6D MOV L,L
18 ---	38 MOV B,B	6E MOV L,M
19 DAD D	39 MOV B,H	6F MOV L,A
1A LDAX D	3A MOV B,L	70 MOV M,B
1B DCX D	3B MOV B,M	71 MOV M,C
1C INR E	3C MOV B,A	72 MOV M,D
1D DCR E	3D MOV C,B	73 MOV M,E
1E MVI E,byte	3E MOV C,C	74 MOV M,H
1F RAR	3F MOV C,D	75 MOV M,L
20 RIM*	40 MOV C,E	76 HLT
21 LXI H,byte	41 MOV C,H	77 MOV M,A
22 SHLD adr	42 MOV C,L	78 MOV A,B
23 INX H	43 MOV C,M	79 MOV A,C
24 INR H	44 MOV C,A	7A MOV A,D
25 DCR H	45 MOV D,B	7B MOV A,E
26 MVI H,byte	46 MOV D,C	7C MOV A,H
27 DAA	47 MOV D,D	7D MOV A,L
28 ---	48 MOV D,E	7E MOV A,M
29 DAD H	49 MOV D,H	7F MOV A,A
2A LHLD adr	4A MOV D,L	80 ADD B

*8085 Only

All instructions copyright © Intel Corporation 1977

HEX-ASCII TABLE

00 NUL	21 !	42 B	63 g
01 SOH	22 "	43 C	64 d
02 STX	23 #	44 D	65 e
03 ETX	24 \$	45 E	66 f
04 EOT	25 %	46 F	67 g
05 ENQ	26 &	47 G	68 h
06 ACK	27 '	48 H	69 i
07 BEL	28 (49 I	6A j
08 BS	29)	4A J	6B k
09 HT	2A *	4B K	6C l
0A LF	2B +	4C L	6D m
0B VT	2C ,	4D M	6E n
0C FF	2D -	4E N	6F o
0D CR	2E .	4F O	70 p
0E SO	2F /	50 P	71 q
0F SI	30 0	51 Q	72 r
10 DLE	31 1	52 R	73 s
11 DC1 (X-ON)	32 2	53 S	74 t
12 DC2 (TAPE)	33 3	54 T	75 u
13 DC3 (X-OFF)	34 4	55 U	76 v
14 DC4 (TAPE)	35 5	56 V	77 w
15 NAK	36 6	57 W	78 x
16 SYN	37 7	58 X	79 y
17 ETB	38 8	59 Y	7A z
18 CAN	39 9	5A Z	7B [
19 EM	3A :	5B [7C \
1A SUB	3B ;	5C]	7D]
1B ESC	3C <	5D ^	(ALT MODE)
1C PS	3D =	5E _	7E ^
1D GS	3E >	5F `	(DEL)
1E RS	3F ?	60 a	7F DEL (RUB OUT)
1F US	40 @	61 b	
20 SP	41 A	62 c	

INTEL CORPORATION
3065 Bowers Avenue
Santa Clara, California 95051
Tel. (408) 240-7400

INTEL JAPAN CORPORATION
Flower Hill-Shinmachi East Bldg.
1-23-9, Shinmachi, Setagaya-ku
Tokyo 154 Japan
Tel. (03) 426-9261

INTEL INTERNATIONAL
Rue du Moulin à Papier
51-Boite 1
B-1100 Brussels, Belgium
Tel. (02) 660 30 10

Printed in U.S.A. A-225-0777-204-CG-8L

intel
8085/8080
Assembly Language
Reference Card

July 1977



©Intel Corporation 1977

96438B

ARITHMETIC AND LOGICAL GROUP

Move	Move (csm)	Move Immediate			
MOV	MOV	MVI	A,A 7F	E,A 5F	A, byte 3E
			A,B 7B	E,B 5B	B, byte 06
			A,C 79	E,C 59	C, byte 0E
			A,D 7A	E,D 5A	D, byte 16
			A,E 7B	E,E 5B	E, byte 1E
			A,H 7C	E,H 5C	H, byte 26
			A,L 7D	E,L 5D	L, byte 2E
A,M 7E	E,M 5E	M, byte 36			
MOV	MOV	LXI	B,A 47	H,A 67	Load Immediate
			B,B 40	H,B 60	B, dble 01
			B,C 41	H,C 61	D, dble 11
			B,D 42	H,D 62	H, dble 21
			B,E 43	H,E 63	SP, dble 31
			B,H 44	H,H 64	
			B,L 45	H,L 65	
B,M 46	H,M 66				
MOV	MOV		C,A 4F	L,A 8F	Load/Store
			C,B 48	L,B 88	LDAX B 0A
			C,C 48	L,C 89	LDAX D 1A
			C,D 4A	L,D 8A	LHLD adr 2A
			C,E 4B	L,E 8B	LDA adr 3A
			C,H 4C	L,H 8C	STAX B 02
			C,L 4D	L,L 8D	STAX D 12
C,M 4E	L,M 8E	SHLD adr 22			
MOV	MOV		D,A 57	M,A 77	STA adr 32
			D,B 50	M,B 78	
			D,C 51	M,C 71	
			D,D 52	M,D 72	
			D,E 53	M,E 73	
			D,H 54	M,H 74	
			D,L 55	M,L 75	
D,M 56					
	XCHG	EB			

- byte** = constant or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).
- double** = constant or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).
- addr** = 16-bit address (Second and Third bytes of 3-byte instructions).
- c** = all flags (C, Z, S, P, AC) affected.
- cc** = all flags except CARRY affected; (exception: INX and OCL affect no flags)
- f** = only CARRY affected.

All mnemonics copyright © Intel Corporation 1976


Add*		Increment**		Logical*	
ADD	A 87	INR	A 3C	ANA	A A7
	B 80		B 04		B A0
	C 81		C 0C		C A1
	D 82		D 14		D A2
	E 83		E 1C		E A3
	H 84		H 24		H A4
	L 85		L 2C		L A5
M 86	M 34	M A6			
ADC	A 8F	INX	B 03	XRA	A AF
	B 88		D 13		B A8
	C 80		H 23		C A9
	D 8A		SP 33		D AA
	E 8B				E AB
	H 8C				H AC
	L 8D				L AD
M 8E		M AE			
Decrement**					
Subtract*	A 97	DCR	A 30	ORA	A B7
	B 90		B 05		B B0
	C 91		C 0D		C B1
	D 92		D 15		D B2
	E 93		E 1D		E B3
	H 94		H 25		H B4
	L 95		L 2D		L B5
M 96	M 35	M B6			
SBB	A 9F	DCX	B 0B	CMP	A 9F
	B 98		D 1B		B B0
	C 99		H 2B		C B9
	D 9A		SP 3B		D BA
	E 9B				E BB
	H 9C				H BC
	L 9D				L BD
M 9E		M BE			
Specials					
		DAA*	27		
		CMA	2F		
		STC†	37		
		CMC†	3F		
Arith & Logical Immediate					
Double Add †		Rotate †			
DAD	B 09	RLC	07	ADI byte C9	
	D 19	RRC	0F	ACI byte CE	
	H 29	RAL	17	SUI byte D9	
	SP 39	RAR	1F	SBI byte DE	
				ANI byte E6	
				XRI byte EE	
				ORI byte F6	
				CPI byte FE	

BRANCH CONTROL GROUP	I/O AND MACHINE CONTROL	ASSEMBLER REFERENCE (Cont.)
-------------------------	----------------------------	--------------------------------


Jump		Stack Ops		Pseudo Instruction	
JMP adr	C3	PUSH	B C5	General	
JNZ adr	C2		D D5	ORG	
JZ adr	CA		H E5	END	
JNC adr	D2		PSW F5	EQU	
JC adr	DA	POP	B C1	SET	
JPO adr	E2		D D1	DS	
JPE adr	EA		H E1	DB	
JP adr	F2		PSW F1	DW	
JM adr	FA	XTLH	E3	Macro:	
PCHL	E9	SPLH	F9	MACRO	
Call		Input/Output		ENDM	
CALL adr	CD	OUT byte	D3	LOCAL	
CNZ adr	C4	IN byte	DB	REPT	
CZ adr	CC			IRP	
CNC adr	D4			IRPC	
CC adr	DC			EXITM	
CPQ adr	E4				
CPE adr	EC	Control		Relocation:	
CP adr	F3	DI	F3	ASEG NAME	
CM adr	FC	EI	FB	DSEG STKLN	
Return		NOP	00	CSEG STACK	
RET	C9	HLT	70	PUBLIC MEMORY	
RNZ	C0	New Instructions		Conditional	
RZ	C8	(8085 Only)		Assembly:	
RNC	D0	RIM	20	IF	
RC	D8	SIM	30	ELSE	
RPO	E0			ENDIF	
RPE	E8				
RP	F0				
RM	F8				
Restart		ASSEMBLER REFERENCE		Constant Definition	
RST	0	C7	Operators	0BDH	Hex
	1	CF		1AH	
	2	D7		105D	Decimal
	3	DF		105	
	4	E7		720	Octal
	5	EF		720	
	6	F7		11D11B	Binary
	7	FF		00110B	
		NUL		'TEST'	ASCII
		LOW, HIGH		'A' 'B'	
		+, /, MOD, SHL, SHR			
		+ -			
		NOT			
		AND			
		OR, XOR			

INTEL® 8086/8085
INSTRUCTION SET REFERENCE TABLES

INTERNAL REGISTER ORGANIZATION



REGISTER-PAIR ORGANIZATION



NOTE: Leftmost byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

REGISTER PAIR AND STACK OPERATIONS

		Register Pair						
	FSW (A/F)	B (B/C)	D (D/E)	H (H/L)	SP	PC	Function	
INX		03	13	23	33		Increment Register Pair	
DCX		0B	1B	2B	3B		Decrement Register Pair	
LDAX		0A	1A	75(1)			Load A Indirect (Reg. Pair holds Adrs)	
STAX		02	12	77(2)			Store A Indirect (Reg. Pair holds Adrs)	
LHLD				2A			Load H/L Direct (Bytes 2 and 3 hold Adrs)	
SHLD				22			Store H/L Direct (Bytes 2 and 3 hold Adrs)	
LXI		01	11	21	31	C3(3)	Load Reg. Pair Immediate (Bytes 2 and 3 hold immediate data)	
PCHL						EB	Load PC with H/L (Branch to Adrs in H/L)	
XCHG			EB				Exchange Reg. Pairs D/E and H/L	
DAD		09	19	29	39		Add Reg. Pair to H/L	
PUSH	F5	05	05	E5			Push Reg. Pair on Stack	
POP	F1	C1	D1	E1			Pop Reg. Pair off Stack	
XTHL				E3			Exchange H/L with Top of Stack	
SPHL					F9		Load SP with H/L	

Notes: 1. This is MOV A,M 2. This is MOV M,A 3. This is JMP

BRANCH CONTROL INSTRUCTIONS

Flag Condition	Jump		Call		Return	
Zero=True	JZ	C4	CZ	C4	RZ	C6
Zero=False	JNZ	C2	CNZ	C4	RNZ	C0
Carry=True	JC	D4	CC	D4	RC	D8
Carry=False	JNC	D2	CNC	D4	RNC	D0
Sign=Positive	JM	F4	CP	F4	RP	F0
Sign=Negative	JMP	F2	CM	F4	RM	F8
Parity=Even	JPE	E4	CPE	E4	RPE	E8
Parity=Odd	JPO	E2	CPO	E4	RPO	E0
Unconditional	JMP	C8	CALL	C0	RET	C8

ACCUMULATOR OPERATIONS

	Code	Function
XRA A	AF	Clear A and Clear Carry
ORA A	B7	Clear Carry
CMA	3F	Complement Carry
CMA	2F	Complement Accumulator
STC	37	Set Carry
RLC	0F	Rotate Left
RRC	07	Rotate Right
RAL	17	Rotate Left Thru Carry
RAR	1F	Rotate Right Thru Carry
DAA	27	Decimal Adjust Accum